Commsdesign Home Register About Commsdesign Feedback Online Opportunities SpecSearch GlobalSpec




















eLibrary

EE TIMES NETWORK
 Online Editions
 EE TIMES
 EE TIMES ASIA
 EE TIMES CHINA
 EE TIMES FRANCE
 EE TIMES GERMANY
 EE TIMES INDIA
 EE TIMES JAPAN
 EE TIMES KOREA
 EE TIMES TAIWAN
 EE TIMES UK

 EE TIMES EUROPE
 ANALOG EUROPE
 INDUSTRIAL EUROPE
 AUTOMOTIVE DL EUROPE

 POWER DL EUROPE

 Web Sites
 • Audio DesignLine
 • Automotive DesignLine
 • Career Center
 • CommsDesign
 • Microwave
    Engineering
 • Deepchip.com
 • Design & Reuse
 • Digital Home DesignLine
 • DSP DesignLine
 • EDA DesignLine
 • Embedded.com
 • Elektronik i Norden
 • Green SupplyLine
 • Industrial Control
    DesignLine
 • Planet Analog
 • Mobile Handset
    DesignLine
 • Power Management
    DesignLine
 • Programmable Logic
    DesignLine
 • RF DesignLine
 • RFID-World
 • Techonline
 • Video | Imaging
    DesignLine
 • Wireless Net
    DesignLine

ELECTRONICS GROUP SITES

 • eeProductCenter
 • Electronics Supply &
    Manufacturing
 • Conferences
    and Events
 • Electronics Supply &
    Manufacturing--China
 • Electronics Express
 • Webinars


17 March 2010



Tezzaron rolls out 'PSiRAM' memory technology

By Mark LaPedus , Mark LaPedus
Courtesy of Silicon Strategies
Aug 18, 2003
Print This Story Send As Email Reprints
 
NAPERVILLE, Ill. — Tezzaron Semiconductor Inc. on Monday (Aug. 18) announced a new and advanced pseudo-static memory technology built around a 90-nm process technology.

The technology, dubbed PSiRAM, is said to enable one of the world's fastest memory devices for SOC applications. A PSiRAM prototype device boasts 1.3-ns latencies, 1-ns cycle times and an overall throughput of 2 gigabits-per-second on each pin.

The PSiRAM prototype was built in a 90-nm process, producing memory cells measuring only 0.59-square-microns each. Tezzaron intends to license PSiRAM technology for use in SoC applications.

The underlying technology for the device is a patented three-transistor cell, which senses changes in electrical current rather than measuring electrical voltage, according to Tezzaron. The fabless company, based here, specializes in three-dimensional packaging technology, but it has apparently thrown its hat into the memory market.

"Our PSiRAM is pseudo static," said Bob Patti, chief technology officer of the company. "So it requires refresh, but reads are nondestructive, so a read does not necessary imply that a refresh is required or done. The three-transistor cell provides independent read and write paths and has a gain transistor on the storage capacitor," Patti said.

The company has big plans with the technology. "We will provide two different versions of the part to the market. One will have completely hidden refresh, and thus appear as a standard SRAM," he said. "The other will require user refresh much like DRAM does today. The DRAM version will run faster than the SRAM version. The SRAM part would have a latency of [around] 1.8-ns instead of 1.3-ns."

Tezzaron has devised a prototype of the PSiRAM, which based on a quad data rate architecture. The 32-megabit prototype device is organized in a 2-Mbit x 16 configuration.

The device is designed to run at 1.2 Volts, but it has been tested at 0.8 V. At the lower voltage, the device exhibits speeds in excess of 400 MHz and power dissipation of less than 0.125 watts.

Tezzaron plans full production of PSiRAM chips next year. A 130-nm version is slated for the first half of 2004, followed by a 90-nm version late next year.




EE Times TechCareers
Search Jobs

Enter Keyword(s):


Function:


State:
  

Post Your Resume
-----------------
Employers Area
Most Recent Posts
Boeing seeking Senior Software Engineer in Annapolis Junction, MD

Emulex seeking Senior Program Manager in Costa Mesa, CA

Accenture seeking Data Center Technology in Reston, VA

Eurotech seeking Sales Executive in Amaro, Italy

NYU Langone Medical Center seeking IS Manager in New York, NY

More career-related news, resources and job postings for technology professionals

Related Products
  • 1/8 brick power module optimizes 5V bus voltage to match load
  • CSEM launches Icyflex range of controller-DSPs
  • Startup debuts high efficiency antenna for Wi-Fi, cellular
  • Intel launches 32-nm Xeon secure processors
  • PowerDI5 bipolars save board space

    eeProductCenter



    Home  |  Register  |  About  |  Feedback  |  Contact   |  Site Map
    All materials on this site Copyright © 2010 EE Times Group, a Division of United Business Media LLC All rights reserved.
    Privacy Statement ¦ Terms of Service