Commsdesign Home Register About Commsdesign Feedback Online Opportunities SpecSearch GlobalSpec


















Audio Designline



eLibrary

EE TIMES NETWORK
 Online Editions
 EE TIMES
 EE TIMES ASIA
 EE TIMES CHINA
 EE TIMES FRANCE
 EE TIMES GERMANY
 EE TIMES INDIA
 EE TIMES JAPAN
 EE TIMES KOREA
 EE TIMES TAIWAN
 EE TIMES UK

 EE TIMES EUROPE
 ANALOG EUROPE
 INDUSTRIAL EUROPE
 AUTOMOTIVE DL EUROPE

 POWER DL EUROPE

 Web Sites
 • Audio DesignLine
 • Automotive DesignLine
 • Career Center
 • CommsDesign
 • Microwave
    Engineering
 • Deepchip.com
 • Design & Reuse
 • Digital Home DesignLine
 • DSP DesignLine
 • EDA DesignLine
 • Embedded.com
 • Elektronik i Norden
 • Green SupplyLine
 • Industrial Control
    DesignLine
 • Planet Analog
 • Mobile Handset
    DesignLine
 • Power Management
    DesignLine
 • Programmable Logic
    DesignLine
 • RF DesignLine
 • RFID-World
 • Techonline
 • Video | Imaging
    DesignLine
 • Wireless Net
    DesignLine

ELECTRONICS GROUP SITES

 • eeProductCenter
 • Electronics Supply &
    Manufacturing
 • Conferences
    and Events
 • Electronics Supply &
    Manufacturing--China
 • Electronics Express
 • Webinars


06 October 2008



PMC-Sierra, Trebia build SAN reference platform

By Robert Keenan
CommsDesign
May 28, 2003
Print This Story Send As Email Reprints
 
Wayne, N.J. — PMC-Sierra is combining its expertise in serializer/deserialzer (serdes) and MIPS processor design with Trebia Networks' storage network processor experience to produce a reference design for IP-based storage area network and storage system designs.

The joint reference design is developed around PMC-Sierra's PM8356 QuadPHY fibre channel serdes, PM8354 QuadPHY 1-Gbit serdes and RM5200 MIPS-based processors. It also includes Trebia's SNP-1000 and SNP-1000L storage network processors.

The PM8356 serdes device supports 1- or 2-Gbit fibre channel rates and comes equipped with a 10-bit HSPI interface. The PM8354 serdes has four Gigabit Ethernet streams and is supplied with GMII and TBI interfaces.

The RM5321 is a 64-bit superscalar host processor that operates from 250 to 600 MHz. The SNP-1000 and SNP-1000L network processors, on the other hand, provides dual Gigabit Ethernet interfaces, a 2-Gbit/s fibre channel interface and a PCI interface. The SNP-1000L also comes equipped with an arbitrary loop interface.

The reference system is available now. A support package including schematics, datasheets, software drivers, user manuals, hardware reference designs and device models is also available.




EE Times TechCareers
Search Jobs

Enter Keyword(s):


Function:


State:
  

Post Your Resume
-----------------
Employers Area
Most Recent Posts More career-related news, resources and job postings for technology professionals
Related Products
  • LDO can be paralleled for high current and heat spreading
  • ST expands STM32 MCU options
  • TAOS claims smallest integrated RGB digital color light sensors
  • HDMI CEC chip integrates advanced features
  • Low-cost LatticeECP2m development kit speeds PCIe design

    eeProductCenter



    Home  |  Register  |  About  |  Feedback  |  Contact   |  Site Map