Commsdesign Home Register About Commsdesign Feedback Online Opportunities SpecSearch GlobalSpec




















eLibrary

EE TIMES NETWORK
 Online Editions
 EE TIMES
 EE TIMES ASIA
 EE TIMES CHINA
 EE TIMES FRANCE
 EE TIMES GERMANY
 EE TIMES INDIA
 EE TIMES JAPAN
 EE TIMES KOREA
 EE TIMES TAIWAN
 EE TIMES UK

 EE TIMES EUROPE
 ANALOG EUROPE
 INDUSTRIAL EUROPE
 AUTOMOTIVE DL EUROPE

 POWER DL EUROPE

 Web Sites
 • Audio DesignLine
 • Automotive DesignLine
 • Career Center
 • CommsDesign
 • Microwave
    Engineering
 • Deepchip.com
 • Design & Reuse
 • Digital Home DesignLine
 • DSP DesignLine
 • EDA DesignLine
 • Embedded.com
 • Elektronik i Norden
 • Green SupplyLine
 • Industrial Control
    DesignLine
 • Planet Analog
 • Mobile Handset
    DesignLine
 • Power Management
    DesignLine
 • Programmable Logic
    DesignLine
 • RF DesignLine
 • RFID-World
 • Techonline
 • Video | Imaging
    DesignLine
 • Wireless Net
    DesignLine

ELECTRONICS GROUP SITES

 • eeProductCenter
 • Electronics Supply &
    Manufacturing
 • Conferences
    and Events
 • Electronics Supply &
    Manufacturing--China
 • Electronics Express
 • Webinars


18 March 2010



Hifn IC provides stateful analysis to firewall design

By Robert Keenan
CommsDesign
Feb 11, 2002
Print This Story Send As Email Reprints
 

ROCHESTER, N.Y. — Crypto-chip specialist Hifn Inc. (Los Gatos, Calif.) has introduced a secure flow processor that combines packet classification and stateful analysis in the same piece of firewall silicon.

The 3010 processor handles functions like access control lists, where a firewall must analyze individual packets as well as the flows or applications with which those packets are associated. To date, designers have had to rely on a hardware/software combination to achieve this stateful analysis.

Rahul Patel, business-line manager at Hifn Inc., said designers to date have employed stateless packet-classification engines, which solely handled Layer 3 and Layer 4 classification. To bring a stateful approach, Patel said, designers have tapped software solutions, from Checkpoint Systems and others, that relate packets received at the classification to an overall flow.

The 3010 has a parsing engine and an analyzer engine. Maximum data throughput is 4 Gbits/second.

Classifies 800 protocols

The 3010 also helps designers deal with Internet Protocol fragments. If a fragment is received, the 3010 can look at the packet, determine what flow or session that packet is associated with and begin the process of piecing fragments back together in the proper order. By combining those capabilities on the same piece of silicon, the 3010 is said to classify 800 unique protocols.

Built in an 0.18-micron process, the 3010 consumes less than 5 watts. It will sample in June, priced at $350 each in volumes of 10,000.

Robert Keenan is the editor-in-chief of online sister publication CommsDesign.com.




EE Times TechCareers
Search Jobs

Enter Keyword(s):


Function:


State:
  

Post Your Resume
-----------------
Employers Area
Most Recent Posts
Boeing seeking Senior Software Engineer in Annapolis Junction, MD

Emulex seeking Senior Program Manager in Costa Mesa, CA

Accenture seeking Data Center Technology in Reston, VA

Eurotech seeking Sales Executive in Amaro, Italy

NYU Langone Medical Center seeking IS Manager in New York, NY

More career-related news, resources and job postings for technology professionals

Related Products
  • 1/8 brick power module optimizes 5V bus voltage to match load
  • CSEM launches Icyflex range of controller-DSPs
  • Startup debuts high efficiency antenna for Wi-Fi, cellular
  • Intel launches 32-nm Xeon secure processors
  • PowerDI5 bipolars save board space

    eeProductCenter



    Home  |  Register  |  About  |  Feedback  |  Contact   |  Site Map
    All materials on this site Copyright © 2010 EE Times Group, a Division of United Business Media LLC All rights reserved.
    Privacy Statement ¦ Terms of Service