Commsdesign Home Register About Commsdesign Feedback Online Opportunities SpecSearch GlobalSpec


















Audio Designline



eLibrary

EE TIMES NETWORK
 Online Editions
 EE TIMES
 EE TIMES ASIA
 EE TIMES CHINA
 EE TIMES FRANCE
 EE TIMES GERMANY
 EE TIMES INDIA
 EE TIMES JAPAN
 EE TIMES KOREA
 EE TIMES TAIWAN
 EE TIMES UK

 EE TIMES EUROPE
 ANALOG EUROPE
 INDUSTRIAL EUROPE
 AUTOMOTIVE DL EUROPE

 POWER DL EUROPE

 Web Sites
 • Audio DesignLine
 • Automotive DesignLine
 • Career Center
 • CommsDesign
 • Microwave
    Engineering
 • Deepchip.com
 • Design & Reuse
 • Digital Home DesignLine
 • DSP DesignLine
 • EDA DesignLine
 • Embedded.com
 • Elektronik i Norden
 • Green SupplyLine
 • Industrial Control
    DesignLine
 • Planet Analog
 • Mobile Handset
    DesignLine
 • Power Management
    DesignLine
 • Programmable Logic
    DesignLine
 • RF DesignLine
 • RFID-World
 • Techonline
 • Video | Imaging
    DesignLine
 • Wireless Net
    DesignLine

ELECTRONICS GROUP SITES

 • eeProductCenter
 • Electronics Supply &
    Manufacturing
 • Conferences
    and Events
 • Electronics Supply &
    Manufacturing--China
 • Electronics Express
 • Webinars


21 August 2008

New Products

ICs

Back to top

ATM chip

Lucent Technologies Microelectronics Group unveiled Newport, a 90-million transistor SOC IC, designed to bring ATM functionality to next-generation wireless base station designs. This IC is based on the COM-2 systems-to-silicon platform technology that combines a 0.16-µm modular silicon process with a suite of IP cores.

The ATM IC combines a PHY user network interface, inverse multiplexing for ATM (IMA) transmission convergence, and ATM and ATM adaptation layer (AAL) types 2 and 5 functionality with associated data buffering and context descriptors into one chip. For WAN access, the device provides an integrated octal T1/E1/J1 and quad J2 framer to support global wireless networks. The IC also provides support for fractional ATM/ time division multiplexing (TDM) physical links for sharing of WAN access by co-located 2G, 2.5G, and 3G base stations.

The ATMIC can be connected to a synchronous optical network/synchronous digital hierarchy (SONET/ SDH) ATM access ring via a glueless interface to Lucent’s TADM04622 device. An embedded AAL 2 SAR function supports ITU I.366.1 and I.366.2 “intra-VC” class-of-service to enable multiplexing of low-speed data and voice-over-ATM traffic from up to 4 classes into AAL2 VCs.

Lucent Technologies Microelectronics Group, www.lucent.com/micro .
Product Xpress 101

Digital synthesizer


Intersil Corp. unveiled the HSP45314 direct digital synthesizer (DDS), which integrates a 48-bit programmable carrier numerically controlled oscillator, a 14-bit DAC, and a comparator circuit for square wave generation into a single 48-pin LQFP package. Targeted at wireless infrastructure designs, the device houses a clock generator, a digital tuning circuitry, a local oscillator, a pixel clock generator, and a FSK modulator.

When used as an accurate clock source, the DDS generates a spectrally pure, frequency/phase- controlled analog output sine wave that can be used directly as a frequency source.

The DDSIC contains a comparator that can be configured to accept the externally filtered output of the DAC and generate a low jitter square wave output, facilitating the device’s clock generator function.

Intersil Corp., www.intersil.com .
Product Xpress 102

FHSS radio chipset


Micro Linear has released an RF chipset for WLAN designs. The radio chipset consists of the ML2712 2.4-GHz RF transceiver and the ML2713 radio IF transceiver. The chipset is suitable for 2.4-GHz WLAN products intended to be compliant with the IEEE 802.11 FHSS specification and requiring support for both 1- and 2-Mbps over the air data rates. The two-chip solution can also be used in WLANs compliant with the emerging HomeRF specification for high data rate wireless networks. The transmitter implements a final frequency VCO, while the receiver implements a traditional dual superhetrodyne architecture.

Micro Linear Corp., www.microlinear.com .
Product Xpress 103

VoIP chipset

Mitel Semiconductor unleashed a three-chip solution for IP phone designs. The chipset includes the MT92102 phone controller, a multicore SOC IC that handles both the protocol stack management and the DSP packet processing algo-rithms; the MT92303 dual-codec with drivers for handsfree, speakerphone, handset and line operation; and the MT933, a single-chip, 3.3-V CMOS PHY layer solution for 10/100Base-T Ethernet.

The MT92102 is one of the hottest chips in the solution. This IC integrates an Ethernet bridge that employs QoS features for each network layer that prioritizes phone traffic over PC traffic at the desktop level, sets the 802.1p tag in the packet at Layer 2 to ensure recognition when the destination does not understand the header, and provides a differential-services code point to be configured via signaling protocols, management protocols, or manually at Layer 3. The chipset supports H.323 core protocol and MGCP building blocks.

Mitel Semiconductor, www.mitelsemi.com
Product Xpress 104

Fiber-optic chipset

Semtech Corp. announced a fiber-optic access chipset that can multiplex up to 16 independent T1 or E1 serial data channels over a single fiber optic cable. The ACS411 T/E fiber access chipset offers an aggregate bandwidth of up to T3/E3/OC-1 rates (51.84 Mbps) on a single channel reaching up to 90 km without the need for repeaters. The chipset also operates over twin fiber cables or a single fiber cable with WDM.

The three-chip solu- tion is composed of the ACS4110 mixed-signal device, which provides 16-channel mux/ demux logic, plus clock and data recovery and the ACS9020 analog transceiver which includes a transmitter with laser and LED drivers and a PIN receiver with an ITA and a post amplifier.

A customizable microprocessor interface is included for device configuration, link configuration, link monitoring, and status reporting. The chipset also provides full loopback diagnostics for each channel that can be configured through the microprocessor interface.

Semtech Corp., www.semtech.com .
Product Xpress 105

Dual analog front end


Burr-Brown announced the AFE2126 analog front end for HDSL applications. The front end’s out-of-band power spectral density (PSD) meets the new proposed PSD standards from ANSI and ETSI. The transmit section generates and filters analog signals to create 2B1Q symbols. The receive section filters and digitizes the symbol data received on the telephone line. An on-board differential line driver provides a 13.5-dBm signal to the tele-phone line. Features include a scaleable data rate (64 to 1,168 kbps operation), serial digital interface, 280-mW power dissipation per channel, and single 5-V supply operation.

Burr-Brown Corp., www.burr-brown.com .
Product Xpress 106

3G processor


PrairieComm, Inc. announced the development of its digital base-band IC supporting the CDMA standard for cellular telephony. The baseband IC complies with the 1xRTT cdma2000 specification. Therefore, designers using this chip can develop handsets that offer data rates of 144 kbps and beyond. The baseband chip is also backward compatible with current IS-95A, B, and analog modes of operation, allowing engineers to develop handsets that support multimode operation. Engineering samples of the processor will be available in the second quarter of 2000.

PrairieComm, Inc., www.prairiecomm.com .
Product Xpress 107

RF chipset


Agilent Technologies, Inc. has produced an RF chipset for CDMA 800-MHz and 1,900-MHz handset designs. The chipset combines a bypass-switched LNA with a dual-band, dual-mode downconverter. The downconverter delivers -106.5-dBm sensitivity. The LNA, on the other hand, is used in an adaptive mode to deliver low current draw and sufficient linearity under various operating conditions. Products within the chipset are developed using silicon bipolar and film bulk acoustic resonator (FBAR)process technology.

On the receive side, the chipset features a stitched LNA that is designed to be used in an adaptive mode. The CDMAdvantage MGA-72543 bypassed-switched LNA is combined with the HPMX-7102 dual-band, dual-mode downconverter to provide -106.5-dBm sensitivity at about a 1% frame error rate. The chipset’s transmit side features power amplifier modules, which are fully matched and operate from a single positive supply, requiring only external decoupling capacitors.

Agilent Technologies, Inc., www.agilent.com .
Product Xpress 108

Components

Back to top

PHEMT switches

Anadigics unveiled a new line of integrated single-pole 4-throw (SP4T) antenna switches with internal decoders for wireless handset applications. The first two switches in the line are, the AWS5509S17 triband switch for GSM, DCS, and PCS, and the AWS5510S20 dual-band SP4T switch for AMPS/TDMA 800 and AMPS 1,900 handset applications. Both switches operate from a single +3-V supply, deliver 20-dB isolation between all ports, and -65-dBc harmonics figures. They also sport +2.7VCMOScompatible control. The AWS5509S17 switch is housed in a TSSOP-20 surface-mount package, while the AWS5510S20 dual-band switch is housed in a TSSOP-16 surface-mount package.

Anadigics, www.anadigics.com .
Product Xpress 109

Power amp modules

Celeritek, Inc. has added two power amplifier solutions to its TrueTriangle product family. Developed using an InGaP HBT process, the 50- matched power amplifier modules, dubbed the CHP0230-PM and CHP2230-PM, are specifically targeted at current and next-generation wireless handset designs. Model CHP0230-PM is an 824- to 849-MHz, multimode 2-stage power amp for 1X cellular handsets and WLL subscriber units.

The CHP2230-PM is a linear-efficient 3-stage 1,920- to 1,980-MHz power amp. It offers 30% linear power added efficiency at 28 dBm under 3X W-CDMA modulation. Both power amplifier modules operate from a single +3.2-V supply and feature and 30-dB gain at operating output power.

Celeritek, Inc., www.celeritek.com .
Product Xpress 110

USB-supported microcontrollers

icrochip Technology, Inc. introduced a family of two one-time-programmable (OTP) devices supporting a USB 1.1 low-speed interface. The PIC16C745 and PIC16C765 8-bit microcontrollers feature a software detachment mechanism and offer bandwidth USB functionality and other control functions in a single-chip microcontroller solution. The devices contain 8k x 14 words of program memory and 256 bytes of user RAM. The 28-pin PIC16C745 features 22 I/O ports and a 5-channel 8-bit ADC. The 40-pin PIC16C765 has 33 I/O ports and an 8-channel 8-bit ADC. Both devices feature an on-chip bandgap voltage reference, oscillator mode, brown-out detection, enhanced capture/compare/ pulse-width modulation, USART interface, one 16-bit timer, two 8-bit timers, and a watchdog timer.

Microchip Technology, Inc., www.microchip.com .
Product Xpress 111

Fiber-optic media converters

Red Hawk announced the release of a line of fiber-optic wavelength media converters capable of delivering wavelength conversions at speeds up to 2 Gbps and to distances of 40 km without a repeater. The converters enable the bidirectional conversion of optical signals from WAN to LAN and from LAN to WAN.

The devices support Fast Ethernet, Gigabit Ethernet, ATM O-C3 (155 Mbps), ATM OC-12 (622 Mbps), FDDI, and Fibre Channel operation.

Red Hawk, www.red-hawk.com .
Product Xpress 112

MOSFET quad mixer

Peregrine Semiconductor Corp. has developed the PE4120 high-linearity MOSFET quad mixer, a passive broadband device that performs functions ranging from frequency conversion to phase detection at up to 2.5 GHz. Operating across the 500-MHz to 2.5-GHz frequency range, the PE4120 mixes a received RF signal with the output of a local oscillator to produce an intermediate frequency (IF). For transmission, the product mixes IF and LO signals to produce an RF output. Power loss during the conversion process is 6 dB at any frequency, with a +20-dBm LO drive. The linearity of the device is +28 dBm, its LO-IF isolation is 36 dB, and its LO-RF isolation is 34 dB.

Peregrine Semiconductor Corp., www.peregrine-semi.com .
Product Xpress 113

DSP Codec

Texas Instruments (TI) introduced a new codec designed for use with its DSP solutions in traditional and emerging voice-band applications. This 16-bit linear DSP codec features a 22 kilosamples per second (kSPS) serial interface, and applications support. The TLV320AIC10 codec delivers an 84 signal-to-noise ratio (SNR) for A/D and D/A conversion. The device operates from 3 to 5.5V for both analog and digital supplies, and dissipates 39-mW power at 8 kSPS.

The code also features continuous data transfer that supports the DSP auto buffering unit, reducing interrupts by a factor of the buffer size (up to 64 kbytes).

Also included in the device are programmable gain amplifiers with -36 to +24dB gain range, an anti-aliasing filter, 2:1 analog multiplexer, and power saving standby mode. An interface software driver is available for employing the codec within the Code Composer Studio development environment.

Texas Instruments Inc., www.ti.com .
Product Xpress 114

Optical transceivers

Methode Optoelectronic Products unveiled a line of 3.3-V transceivers for, Fast Ethernet, OC-3, OC-12, Fibre Channel, and Gigabit Ethernet applications. Five different form factor styles are offered. These form factors include: an industry-standard 1 x 9 transceiver equipped for the SC connector, a hot-pluggable gigabit interface converter (GBIC) for the SC connector, a small form factor transceiver for the LC connector, a double-density dual-port GBIC, which combines two LC optical transceivers into the standard GBIC module, and small format transceivers that fit into the body of a standard RJ-45 shell.

Methode Optoelectronic Products, www.methode.com/33volt .
Product Xpress 115

Subsystems

Back to top

PMC module

Blue Wave Systems has unleashed the PMC/C5421, which provides processing power to handle up to 192 channels of voice/fax-over-packet processing. The single-shot PMC module can be used to bring DSP-based voice and data processing to a system with PMC expansion capability. The PMC/C5421 features up to 16 TMS320C5421 DSPs and an integrated microprocessor, and is capable of running off-the-shelf voice/fax/data software subsystems. The module also sports a Motorola 8240 integrated PowerPC microprocessor which can run at up to 250 MHz and can be used for packet and data processing. A 10/100 Base-T Ethernet plus an SCSA-compatible timeslot bus are available on the user P4 connector.

Blue Wave Systems, www.bluews.com .
Product Xpress 116

PCI-to-PCI interface

Force Computers introduced Sentinel, a single chip PCI-to-PCI interface which enables a universal mode SBC, MSI for interrupt support, and hardware support for intelligent I/O (I 2 0) communication. The single-chip interface is optimized for CompactPCI (CPCI) hot-swap and asymmetrical multiprocessing applications. The interface offers transparent functionality for host boards and non-intelligent I/O boards, and embedded functionality for intelligent I/O boards.

The MSI procedure is defined in the PCI local bus specification 2.2 and uses a PCI data transfer instead of the CPCI interrupt lines over the CPCI backplane to the single-chip interface on the system controller board, which then initiates a local interrupt. The interface is hot-swap friendly and compliant to the CPCI PICMG 2.1, R1.0 Hot- Swap Specification.

Force Computers, www.forcecomputers.com .
Product Xpress 117

CPCI NIC


Brooktrout Technology unleashed the Netaccess CPCI network interface cards (NICs) for telecommunication designs requiring high availability. Designed to deliver five-9s reliability, the WAN access cards offer a T1/E1/ISDN network connectivity platform with up to eight software-selectable T1/E1 ports, H.110 telephony bus, and Ethernet in a single CPCI slot. The NEBS Level 3-compatible design enables developers to meet building and environmental requirements of LECs, CLECs, and IXCs. PSTN connectivity is flexible with a variety of signaling standards at the central office, including ISDN, ISDN NFAS, GR-303, and SS7.

Brooktrout Technology, www.brooktrout.com .
Product Xpress 118

HDLC channelized controller


Adax introduced the ACT4/8, an eight-port channelized HDLC protocol controller for the industry- standard CPCI bus that supports Frame Relay, voice, wireless, X.25, and data applications on the same platform. The protocol controller accepts up to eight fully-channelized T1/E1 trunks in a single CPCI slot, and its scaleable architecture allows the installation of up to eight boards on a single CPCI backplane. It supports up to 2,048 DS0 connections in an eight-slot CPCI chassis. A 6U-sized board, the ACT4/8 offers four or eight ports with independent trunk interfaces that can handle fractional to full T1 or E1 transmission speeds. It provides access to all 24 DS0s in a T1 trunk or all 32 DS0s in an E1 trunk.

Adax, www.adax.com .
Product Xpress 119

PMC controllers


Artesyn Communications Products, Inc. introduced PMC modules that pro-vide dual T1/J1 or E1 interfaces as well as proprietary, CPCI, and VME interfaces. The PM/T1x and PM/E1x modules feature an 80-MHz MPC860p (powerQUICC Plus) microprocessor configured with 16 or 32 Mbytes of SDRAM and 0.8 or 16 Mbytes of Flash memory. The modules include an optional bank of SDRAM that will allow fast access to noncacheable buffer descriptions, and SAR functionality provides support for ATM. Protocol support includes HDLC LAPB and LAPD, as well as SS7 MTP1, MTP2, and Frame Relay.

A multi-function nano DB-9 connector provides a console port for development and differential clock input. The modules also support Wind Rivers’s VxWorks RTOS.

Artesyn Communications Products, www.artesyn.com/cp .
Product Xpress 120

Peripheral Master CPU Board


Ziatech Corp. introduced the ZT 5541, a new peripheral master CPU board for CPCI designs, employing a 500-MHz Intel Pentium III processor. The ZT 5541 is designed as a peripheral master in Ziatech’s integrated multiprocessing environment, CompactNET, which allows multiple Pentium II and III processor-based boards to be tightly integrated in a rack-mount computing platform based on the CPCI architecture. The ZT 5541 6U CPU uses a 100-MHz system bus and includes dual 10-/100-Mbps Ethernet network interfaces, dual PMC sites, HDD, memory configurations to 512 Mbytes, and AGP video all in a single slot configuration. The ZT 5541 offers a choice of OS support for Windows NT, Linux, and VxWorks.

Ziatech Corp., www. Ziatech.com .
Product Xpress 121

Test & Measurement

Back to top

Network analyzer

Tektronix, Inc. announced the ZVM, a new 20-GHz vector network analyzer (VNA). In a representative setup (10-kHz IF bandwidth, 401 points, 2-port calibration), the ZVM can perform a measurement in 650 milliseconds. By using a broadband local oscillator for the receivers, fundamental mixing endows the ZVM with spectral purity and a dynamic range greater than 110 dB. The analyzer offers independent frequency settings for the instrument’s generator and receiver sections.

Tektronix, Inc. www.tektronix.com .
Product Xpress 122

Cable network interference emulator


Telecom Analysis Systems (TAS) unleashed the TAS8250 cable network and interference emulator, which emulates critical hybrid fiber/coax (HFC) cable network impairments in a controllable laboratory instrument. The 8250 can be used for evaluating the transmission performance of cable modems, cable modem termination systems (CMTS), set-top boxes, HDTV equipment, and IP telephony products. The 8250 emulates both upstream (5 – 42 MHz) and downstream (50 – 860 MHz) HFC channel characteristics in a single, integrated instrument. Impairments emulated by the 8250 include amplitude tilt, intermodulation distortion, group delay distortion, noise, and interference.

A built-in diplex filter combines the upstream and downstream channels from the CMTS (or headend) into a single interface, allowing single or multiple subscriber devices to be tested. TASKIT/8250 software provides a GUI for controlling the TAS8250 parameters.

TAS, Inc., www.taskit.com .
Product Xpress 123

Distortion test set


L-3 Communications’ Celerity Systems division has delivered the CS29010 distortion measurement test set. This modular system features 45-MHz 12-bit bandwidth arbitrary waveform generation, RF upconversion/downconversion, and wideband recording capability with 4-Gbyte RAM all through a 600-MHz Pentium III processor with a Windows NT OS. The system includes Celerity’s Lab-VIEW configured measurement and control soft- ware that provides mouse-click initiation and scroll of test routines. The test set can make a number of measurements to determine key performance characteristics, including noise power ratio, third-order intermodulation distortion, adjacent channel power ratio, P/out versus P/in, and phase versus P/in.

Celerity Systems, 408.873.1001.
Product Xpress 124

Design Tools

Back to top

Interactive EDA tool


Frontier Design introduced A|RT Designer, which allows designers to interactively develop from software, dedicated hardware architectures that contain a VLIW-style controller and a variety of configurable datapath resources. The hardware architecture can be modified to optimize for performance, silicon area or power consumption. Reports and graphical analysis tools embedded in the interactive design tool provide the designer with information about the design, including the number of cycles required to execute every part of the code, resource and register allocation and utilization, variable lifetimes, register transfers, and memory utilization. The C-source code of the IP blocks can be merged at the C-level, prototyped, and tested on a processor.

Frontier Design, www.frontierd.com .
Product Xpress 125

3G simulation environment


EnTegra launched its 3G Design Studio product, a toolkit that provides a 3G simulation environment through the SystemView system-level design tool suite from Elanix, Inc., and a real-time signal generation and analysis of 3G waveforms using EnTegra’s InnSys technology.

The toolkit provides multiple levels of design abstraction from complete communication Layer 1 system modeling down to bit-true DSP algorithms and RF/baseband at near circuit/register-transport level. High-level ab-straction includes complete uplink and downlink models. At the lower levels, the simulation library has a set of channel coding/decoding blocks such as standard-compliant rate-matcher, turbo decoder, and propagation channel models.

EnTegra’s PenSys tech-nology enables signals with bandwidths of hundreds of MHz to be generated, and W-CDMA signals generated from a user’s transmitter system or from the I/Q output of a receiver can be captured and analyzed.

EnTegra, www.entegra.co.uk .
Product Xpress 126

Physical synthesis tool


Synplicity, Inc. introduced Amplify Physical Optimizer, a synthesis tool for programmable logic device (PLD) designers, which enables the user to assign physical constraints after HDL source code compilation, but before mapping. The tool incorporates a physical constraints editor that operates graphically at the RT level and passes physical information to new algorithms that simultaneously employ timing and physical constraint. The tool also features physical synthesis techniques, such as interconnect-based logic optimization, automatic logic replication, and boundary optimizations on critical paths. Finally, the PLDdesign product offers a GUI with drag-and-drop commands, and displays information at the post-compiled

RT view. Synplicity, Inc., 408.215.6000.
Product Xpress 127

Software & Intellectual Property

Back to top

CDMA software

The MathWorks, Inc. announced its CDMA Reference Blockset, which provides IS-95A compliant building blocks. The blockset includes full C source code, providing an open and upwardly compatible foundation for the migration of IS-95A designs into CDMA2000 1X and other 3G CDMA applications. The blockset was built on the Simulink system-level design environment.

The MathWorks, Inc., www.themathworks.com .
Product Xpress 128

Linux offering


Motorola Computer Group announced its HA Linux CPCI product with hot-swap capability and support for both Intel networking and PowerPC-based system platforms for carrier-grade networking, wireless, and Internet applications that require 99.999% availability. The CPCI board provides an active standby system and CPU support, enabling applications to continue service while switching to a backup processor and SNMP support with an SNMP agent and system MIB. The product also features the management of telecom alarms and component status LEDs as well as an intersystem communication interface that allows applications in the primary and backup system processors to communicate with each other to facilitate rapid switch over to the backup.

Motorola Computer Group, www.motorola.mot.com .
Product Xpress 129

Microprocessor core


ARC Cores released their user-customizable 32-bit microprocessor core, dubbed the ARC 3, for 3G cellular and wireless systems, including handsets and base stations. The microprocessor core is offered with a software library that includes DSP extensions, multiple ARC debug capabilities, hardware breakpoints, and watchpoints. The DSP extensions in the new core consist of a MAC block, XY memory, saturating add/subtract functions, new instruction cache options, and DSP library support for soft-ware development. The microprocessor core supports 24 x 24, 16 x 16, and dual 16 x 16 modes. The core’s DSP library includes a number of filters, transforms, functions and matrix operations, all supplied as optimized assembly source code, which can be called from C or C++.

ARC Cores, www.arccores.com .
Product Xpress 130



Return to the Table of Contents


Return to: Communication Systems Design
Send comments to the: ">Webmaster

All material on this site Copyrigth © 2000 CMP Media, Inc. All rights reserved.




Virtualab

  • Silterra targets mobile displays with high-volt technology
  • Ericsson agrees to join ST's mobile chip giant
  • Intel seeks unified approach to 60 GHz wireless
  • NAND rankings: Samsung profitable, Intel lags
  • MORE
    Prototype fuel cell for handsets eyes fivefold run-time boost
    As part of a research collaboration on miniaturized energy sources, the French Atomic Energy Agency (CEA) and STMicroelectronics NV (Geneva) have prototyped a hydrogen fuel cell for mobile phones that aims to reduce dependency on the use of electrical power supplies to recharge batteries. EE Times' Anne-Francoise Pele Takes a closer look.Click here to learn more.

    Tech Article Library
    Check out CommsDesign's Design corner to find a detail technical articles on a host of communication design issues. To access the design corner, click here.

    Phyworks demos 10G copper interconnects
    Communications chip specialist Phyworks (Bristol, England) has demonstrated 10Gbits/s rack-to-rack copper interconnects of up to 30 metres using technology it originally developed for the optical module market. EE Times Europe's John Walko gets the story. Click here for details.

    Puzzled by a network processing design issue?

    Join former NPF CEO Colin Mick in discussing net processing design issues by clicking here!


    EE Times TechCareers
    Search Jobs

    Enter Keyword(s):


    Function:


    State:
      

    Post Your Resume
    -----------------
    Employers Area
    Most Recent Posts More career-related news, resources and job postings for technology professionals




    Home  |  Register  |  About  |  Feedback  |  Contact   |  Site Map