|
BANDGAP:
`include “constants.h”
`include “discipline.h”
module vref(AVDD, AVSS, BG);
output BG;
input AVDD, AVSS;
electrical AVDD, AVSS, BG;
real vref;
analog begin
@ (initial_step(“tran”, “dc”) begin
vref = 21.92 + -0.05*pow(V(AVDD),(1.92))*pow($temperature – 218),(-0.90)) + -23.85*pow(V(AVDD),(-0.07)) + 14.41*pow(V(AVDD),
(-1.50))*pow($temperature – 218),(0.04)) +
-16.53*pow(V(AVDD),(-2.00)) + -1.65e-3*pow($temperature – 218),(1.00)) + 232.00*pow(V(AVDD),
(-0.06)*pow($temperature – 218),(-1.82)) + -0.29*pow(V(AVDD),(1.18))*
pow($temperature – 218),(-0.32));
end
V(BG) <+ vref;
end
endmodule
|
Puzzled by a network processing design issue?